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Abstrak 
Modulasi lebar pulsa vector ruang (SV-PWM) adalah lebih sesuai dan dapat 
meningkatkan perolehan rasio tegangan DC lebih banyak dibandingkan dengan teknik PWM 
lainnya. Selain itu, modulasi ini mempunyai faktor distorsi harmonik total (THD) tegangan yang 
lebih baik. Namun sampai sekarang, belum ada penelitian yang fokus pada penghematan 
sumber daya perangkat keras dalam merealiasasikan SV-PWM berbasis FPGA. Makalah ini 
mengusulkan sebuah teknik baru untuk realisasi SV-PWM berbasis FPGA. Sebuah teknik 
sederhana untuk penentuan sektor, kalkulasi pulsa-pulsa penyalaan dan pembangkitan 
gelombang SV-PWM tanpa kalkulasi fungsi trigonometri menggunakan teknik bus-clamping 
diusulkan untuk penghematan sumber daya perangkat keras. Teknik SV-PWM berbasis FPGA 
APEX20KE ini telah diimplementasikan secara sukses untuk mengemudikan motor induksi tiga 
fasa 1,5 kW dengan riak-riak yang rendah pada arus dan tegangan, dan telah menunjukkan 
bahwa metode yang SVM diusulkan memerlukan sumber daya perangkat keras yang paling 
minimal dibandingkan penelitian lainnya. 
 
Kata kunci: bus-clamping, FPGA, SV-PWM, hardware-resource saving 
 
 
Abstract 
The space vector pulse width modulation (SV-PWM) is more suitable and can increase 
the obtainable DC voltage utilization ratio very much compared to others PWM. Moreover, the 
modulation can obtain a better voltage total harmonic distortion (THD) factor. But until now, no 
studies that concern at hardware resources saving to realize SV-PWM based on FPGA. This 
paper proposes a new technique to realize SV-PWM based on FPGA. In order to get hardware 
resource saving, a simple technique to judge sectors, to calculate the firing pulses and to 
generate SV-PWM waveform without calculation of trigonometric function using bus-clamping 
technique is proposed. The technique has been implemented successfully based on 
APEX20KE FPGA to drive three phase induction machine 1.5 kW with low ripples in current and 
voltage, and has been shown that the proposed SVM method required the most minimum 
hardware resources compared to others research.  
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1. INTRODUCTION 
The main aim of any modulation technique is to obtain variable output having a 
maximum fundamental component with minimum harmonics and less switching losses. The 
Space Vector Pulse Width Modulation (SV-PWM) method is an advanced PWM method and it is 
possibly the best among all the PWM techniques for variable frequency drive applications. 
Compared to the Sinusoidal Pulse Width Modulation (SPWM), SV-PWM is more suitable and 
can increase the obtainable DC voltage utilization ratio very much. Moreover, it can obtain a 
better voltage total harmonic distortion factor [1-13]. 
In most engineering practice, the SV-PWM algorithm is mainly implemented with 
software based on microcontroller [2, 13-18] or digital signal processors (DSP) [19-21] are 
widely adopted. They perform control procedure sequentially by exploiting their mathematically 
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oriented resources. That is the instructions of different procedures are executed one after the 
other. Thus, the purely software-based technique is not an ideal solution. Differ to software 
implementation; FPGA performs the entire procedures with concurrent operation by using its 
reconfigurable hardware. A FPGA is considered as an appropriate solution to boost system 
performance of a digital controller including an SV-PWM algorithm [2, 6, 13, 22-26].  
However, the conventional SV-PWM suffers from the drawbacks like computational 
burden, inferior performance at high modulation indices and high switching losses of the 
inverter. Hence to reduce the switching losses and to improve the performance in high 
modulation region, several bus-clamping SV-PWM methods have been proposed [5, 21, 27-31]. 
Unfortunately, those are based on the conventional SV-PWM without considering hardware 
resource saving. This paper present the design and implementation of bus-clamping SV-PWM 
based on FPGA using new technique. To get hardware resource saving, the simplification of 
sector identification method, re-arrange the dwelling time to avoid the complex trigonometric 
calculations, and a novel method to calculate the duration of active vector are proposed. 
 
 
2. A NEW APPROACH TO IMPLEMENT 5-SEGMENT BUS-CLAMPING SV-PWM 
ALGORITHM 
This section present symmetrical 5-segment bus-clamping switching sequence with 
new judge method of sectors, and new SV-PWM generating method based on calculation of the 
duration of active vectors to avoid complicated computations with trigonometric function. 
 
2.1. Proposed SV-PWM switching Pattern (5-segment bus-clamping switching pulses) 
There has been reported many bus-clamping SV-PWM pattern [5, 6, 26-28]. However, 
not all those patterns have lower switching losses, simpler algorithm and can be implemented 
based on FPGA easily.  In this paper, a novel symmetric 5-segment bus-clamping SV-PWM 
design, which it is always a channel staying constant for the entire PWM period is proposed.  
 
2.2. Proposed identification of the sector 
The methods to judge the sector have been introduced which the reference space 
voltage vector lies in. Zhi-pu [32] has compared the reference space vector’s angle with 00, 600, 
1200, 1800, 2400, and 3000 to obtain the number of the sector that the Vref in. The others, Yu 
[33], Jiang [23] and Xing [7] have analyzed the relationship between V and V  to determine the 
sector. They have calculated the projections aV , bV and cV of V and V in (a,b,c) plane by using 
inverse Clark transformation, as follow: 
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Then, based on equation (4) above, they calculate N=sign(Va) + 2*sign(Vb) + 4*sign(Vc). Map 
N to the actual sector of the output voltage reference by referring to the following relationship: 
 
Table 1.  Map N to the actual sector of the output voltage reference 
N 1 2 3 4 5 6 
sector 2 6 1 4 3 5 
 
In [34], Zeliang has adopted the new intermediate vectors X and X  that he has 
defined  VX 2
3
 and  VX 3 as decompose of the conventional SV-PWM, which will 
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properly counteract the redundant calculations to identify sector location, but it imported the 
complicated matrix calculations. Hence, through the analyzing of SV-PWM mentioned above, 
this research has created a simpler method to determine the sectors of voltage vectors based 
on the comparison between  VVV 3,3,  and 0 as shown in Fig. 1. By using the 
comparison, we can determine the sectors of voltage vectors simpler than [7, 23, 32-34]. 
 
 
 
Fig. 1. A simpler method to determine the sectors 
 
2.3. The proposed calculating of the duration of active vectors 
In this research, through the analyzing of reference [12], a new set of equation to calculate 
the duration of active vectors for each sector has re-arranged in order to easier to implement 
based on FPGA. It is shown in Table 2.  
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2.4. Proposed method to generate SV-PWM switching pulses 
The bus-clamping 5-segment bus-clamping SV-PWM has symmetrical switching pulses 
as in the 7-segment conventional SV-PWM.  Therefore, the similar method to generate 
conventional SV-PWM switching pulses can be adopted in the proposed SV-PWM. To easier 
implement it based on FPGA, in this research has created a graphical method to generate the 
SV-PWM switching pulses as illustrated in Fig. 2.  
 
 
 
Fig. 2 The proposed method to generate set of SV-PWM switching pulses 
 
By considering equation x
T
m
y
2
  in Fig. 3, the PWM generating for odd sector were 
implemented through comparison between triangle and aT , and between triangle and ba TT   
with other switching was set equal to 1; while for even sector, the PWM generating are 
implemented through complement of comparison between triangle and aT , and complement of 
comparison between triangle and ba TT   with other switching is set equal to 0.  For example in 
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Therefore, the PWM generating for Sb and Sc channels in sector I can be obtained through 
comparison between triangle and aT , and between triangle and ba TT   respectively, with Sa 
Channel is set equal to 1. The PWM generating in other sectors can be obtained in a similar 
way. 
 
 
3. FPGA REALIZATION OF A PROPOSED NOVEL SV-PWM 
In previous section, the principle of SV-PWM has analyzed. In this section, the 
implementation of proposed SV-PWM based on FPGA will be presented. The overall of 
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proposed SV-PWM design is shown in Fig. 3. This top module has divided into 5 sub modules, 
namely ajust_freq, Vbeta_Valfa, find_sector, SVM_generator and deadtime_system module. 
 
 
Fig. 3 Overall of the proposed SV-PWM design 
 
3.1.  Adjustable Frequency Module 
In this module, the source of clock generating is designed to connect L6 pin. In this 
research, carrier signal frequency is set to 40 kHz and reference signal frequency is set to 50 
Hz. To get desired carrier and reference signal frequency, the clock dividing is done. 
 
3.2.  Vα and Vβ Module 
In this research, Vα and Vβ is generated through look up table (LUT) sine and cosine 
function with memory mapping 360 addresses. The lower, base, and higher numbers of sine 
and cosine function are 96, 224 and 352 respectively (in 9 unsigned bits).  
 
3.3.  Sector Identification Module 
This module is used to determine sector based on Table 2. The simplification of truth 
table for comparison results as shown in Table 3 were used to determine number of sector in 
“csector” sub-module. 
 
Table 3. Conversion of comparison result between  VVV 3,3,  and 0 to number of sector 
Sector Vector Angle Input Ouput (S2S1S0)
I (00, 600) 101 001
II (600, 1200) 111 010
III (1200, 1800) 110 011
IV (1800, 2400) 010 100
V (2400, 3000) 000 101
VI (3000, 3600) 001 110
 
 
3.4.  Three phase SV-PWM signal generator module 
This module can be divided into 4 sub-modules, namely Triangle, Duration_Ta, 
Duration_TaTb, and SVM pattern sub-module. Triangle sub-module was used to generate 
triangle carrier signal. In this research, triangle signal generator was sampled 32 times per 
period and 9 unsigned bits were used to represent, which lower number (equal to base number 
of reference signal) and higher number each are 224 and 352 respectively.  The Duration_Ta 
and Duration_TaTb sub-module has created based on digital solution of second and fourth 
column in Table 3 respectively. Then, SVM pattern sub-module was used to generate set of SV-
PWM pulses refer to section 2.4 and Fig. 2 above.  
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4. SIMULATION AND EXPERIMENT RESULTS 
The software to design, compilation, verification and hardware realization based on 
FPGA APEX20KE in this research has used Quartus II Version 9.0 Web Edition.  
 
4.1. Simulation 
The parameters has used in this research are listed as follows: V
dc
/T=1, switching 
frequency 40 kHz, and reference frequency 50 Hz. The compilation report of proposed SV-PWM 
generator has shown that the design requires 520 logic elements and 9.216 memory bits. If the 
requirement of hardware resource to generate proposed SV-PWM is compared to other 
researches, the method requires is most saving as shown in Fig. 4. It has proved that the 
proposed SVM method required the most minimum hardware resources. 
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Fig. 4 The comparison of required hardware resources 
 
4.2. Experiment 
The advanced testing of FPGA based proposed SV-PWM generator design has been 
done to drive a three phase inverter system with induction machine 1.5 kW. The results are 
shown in Fig. 5. They are each shown stator current output (Ia), phase-to-phase voltage output 
(Vab) and frequency spectrum. The practical results from test-rig were in good agreement to 
drive induction machine 1.5 kW, with low ripples in current and voltage. 
 
   
 (a) current and voltage output (b) frequency spectrum 
   
Fig.5 The performance of proposed SV-PWM generator design based on FPGA. 
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5. CONCLUSION 
This paper has presented the realization of a novel 5-segment bus-clamping SV-PWM 
based on FPGA at switching frequency 40 kHz, in which the simple judging of sectors, the re-
arrange calculation method of the firing time and the simple method to generate SV-PWM 
pulses without complicated computations with trigonometric function have been proposed. The 
technique has been implemented successfully based on APEX20KE FPGA to drive three phase 
induction machine 1.5 kW with low ripples in current and voltage, and has been shown that the 
proposed SVM method required the most minimum hardware resources compared to others 
research. 
 
 
REFERENCES 
[1]. H. W. van der Broeck, H. C. Skudelny, and G. V. Stanke, "Analysis and realization of a 
pulsewidth modulator based on voltage space vectors," Industry Applications, IEEE 
Transactions on, vol. 24, pp. 142-150, 1988. 
[2]. A. Jidin and T. Sutikno, "Matlab/Simulink Based Analysis of Voltage Source Inverter 
with Space Vector Modulation," Jurnal TELKOMNIKA, Teknik Elektro, Universitas 
Ahmad Dahlan, Vol.7, No.1, April 2009. 
[3]. C. S. Moreira, R. C. S. Freire, E. U. K. Melcher, G. S. Deep, S. Y. C. Catunda, and R. N. 
C. Alves, "FPGA-based SVPWM trigger generator for a 3-phase voltage source 
inverter," in Instrumentation and Measurement Technology Conference, 2000. IMTC 
2000. Proceedings of the 17th IEEE, 2000, pp. 174-178 vol.1. 
[4]. J. Holtz, "Pulsewidth modulation-a survey," Industrial Electronics, IEEE Transactions 
on, vol. 39, pp. 410-420, 1992. 
[5]. A. Gopinath, A. S. A. Mohamed, and M. R. Baiju, "Fractal Based Space Vector PWM for 
Multilevel Inverters: A Novel Approach," Industrial Electronics, IEEE Transactions on, 
vol. 56, pp. 1230-1237, 2009. 
[6]. Z. Keliang and W. Danwei, "Relationship between space-vector modulation and 
three-phase carrier-based PWM: a comprehensive analysis [three-phase inverters]," 
Industrial Electronics, IEEE Transactions on, vol. 49, pp. 186-196, 2002. 
[7]. Y.-Y. Tzou and H.-J. Hsu, "FPGA realization of space-vector PWM control IC for 
three-phase PWM inverters," Power Electronics, IEEE Transactions on, vol. 12, pp. 953-
963, 1997. 
[8]. S. Xing and K.-Y. Zhao, "Research on A Novel SVPWM Algorithm," in Industrial 
Electronics and Applications, 2007. ICIEA 2007. 2nd IEEE Conference on, 2007, pp. 
1869-1872. 
[9]. Z. Yinhai, W. Songsong, X. Haixia, and G. Jinfa, "A Novel SVPWM Modulation 
Scheme," in Applied Power Electronics Conference and Exposition, 2009. APEC 2009. 
Twenty-Fourth Annual IEEE, 2009, pp. 128-131. 
[10]. M. F. Naguib and L. Lopes, "Minimize Low-Order Harmonics in Low-Switching-
Frequency Space-Vector-Modulated Current Source Converters with Minimum 
Harmonic Tracking Technique," Power Electronics, IEEE Transactions on, vol. 24, pp. 
881-893, 2009. 
[11]. L. Lopes and M. F. Naguib, "Space Vector Modulation for Low Switching Frequency 
Current Source Converters With Reduced Low-Order Noncharacteristic 
Harmonics," Power Electronics, IEEE Transactions on, vol. 24, pp. 903-910, 2009. 
[12]. D. Casadei, G. Serra, and K. Tani, "Implementation of a direct control algorithm for 
induction motors based on discrete space vector modulation," Power Electronics, 
IEEE Transactions on, vol. 15, pp. 769-777, 2000. 
[13]. K. Bong-Hwan, K. Tae-Woo, and Y. Jang-Hyoun, "A novel SVM-based hysteresis 
current controller," Power Electronics, IEEE Transactions on, vol. 13, pp. 297-307, 
1998. 
[14]. M. W. Naouar, E. Monmasson, A. A. Naassani, I. Slama-Belkhodja, and N. Patin, "FPGA-
Based Current Controllers for AC Machine Drives-A Review," Industrial Electronics, 
IEEE Transactions on, vol. 54, pp. 1907-1925, 2007. 
[15]. J. J. Rodriguez-Andina, M. J. Moure, and M. D. Valdes, "Features, Design Tools, and 
Application Domains of FPGAs," Industrial Electronics, IEEE Transactions on, vol. 54, 
pp. 1810-1823, 2007. 
                                    ISSN: 1693-6930
  
TELKOMNIKA  Vol. 7, No. 3,  Desember  2009 :  161 - 168 
168
[16]. E. Monmasson and M. N. Cirstea, "FPGA Design Methodology for Industrial Control 
Systems: A Review," Industrial Electronics, IEEE Transactions on, vol. 54, pp. 1824-
1842, 2007. 
[17]. L.-S. Xuefang, F. Morel, A. M. Llor, B. Allard, and J. M. Retif, "Implementation of Hybrid 
Control for Motor Drives," Industrial Electronics, IEEE Transactions on, vol. 54, pp. 
1946-1952, 2007. 
[18]. J. Acero, D. Navarro, L. A. Barraga, I. Garde, J. I. Artigas, and J. M. Burdio, "FPGA-
Based Power Measuring for Induction Heating Appliances Using Sigma Delta A/D 
Conversion," Industrial Electronics, IEEE Transactions on, vol. 54, pp. 1843-1852, 2007. 
[19]. E. Monmasson and Y. A. Chapuis, "Contributions of FPGA's to the Control of 
Electrical Systems: A Review," IEEE Ind. Electron. Soc. Newsletter, vol. 49 no.4, pp. 8-
15, 2002. 
[20]. A. Fyntanakis, G. Adamidis, and Z. Koutsogiannis, "Comparison between two different 
methods of calculation of switching time which is used for implementation of 
SVPWM using DSP," in Electrical Machines, 2008. ICEM 2008. 18th International 
Conference on, 2008, pp. 1-6. 
[21]. Y. Gui-jie, S. Li, C. Nai-zheng, and L. Yong-ping, "Study on Method of the space vector 
PWM," in CSEE. vol. 21 China, 2001, pp. 79-83. 
[22]. Z. Yu, "Space-Vector PWM With TMS320C24x/F24x Using Hardware and Software 
Determined Swithing Patterns," Texas Instruments Application Report SPRA524, March 
1999. 
[23]. Z. Zhaoyong, L. Tiecai, T. Takahashi, and E. Ho, "Design of a universal space vector 
PWM controller based on FPGA," in Applied Power Electronics Conference and 
Exposition, 2004. APEC '04. Nineteenth Annual IEEE, 2004, pp. 1698-1702 Vol.3. 
[24]. [K. I. P. M. Queiroz, F. R. d. Sousa, R. L. A. Ribeiro, and E. C. Braz, "A Flexible SVPWM 
implemented in FPGA," Power Electronics, IEEE Transactions on, vol. 22, pp. 1402-
1414, 2007. 
[25]. V. M. Mora, C. A. Nunez, V. M. Cardenas, and H. Miranda, "Simple and Practical FPGA 
Implementation of Space Vector Modulation Based on Geometrical 
Considerations," in International Power Electronics Congress, 10th IEEE, 2006, pp. 1-6. 
[26]. Y. Zhou, F.-p. Xu, and Z.-y. Zhou, "Realization of an FPGA-Based Space-Vector PWM 
Controller," in Power Electronics and Motion Control Conference, 2006. IPEMC 2006. 
CES/IEEE 5th International, 2006, pp. 1-5. 
[27]. C. Bharatiraja, T. B. Prasad, and R. Latha, "Comparative Realization of Different 
SVPWM Schemes in Linear Modulation Using FPGA," in IEEE Region 8 Sibircon, 
2008, pp. 164-168. 
[28]. K. S. Gowri, T. B. Redd, and C. S. Babu, "Novel Space Vector Based Generalized 
Discontinuous PWM Algorithm for Induction Motor Drives," ARPN Journal of 
Engineering and Applied Sciences, vol. 4 no.1, February 2009. 
[29]. W.-F. Zhang and Y.-H. Yu, "Comparison of Three SVPWM Strategis," Journal of 
Electronic Science and Technology of China, vol. 5 no.3, pp. 283-287, September 2007. 
[30]. A. R. Beig and V. T. Ranganathan, "Space vector based bus clamped PWM 
algorithms for three level inverters: implementation, performance analysis and 
application considerations," in Applied Power Electronics Conference and Exposition, 
2003. APEC '03. Eighteenth Annual IEEE, 2003, pp. 569-575 vol.1. 
[31]. G. Narayanan, H. K. Krishnamurthy, Z. Di, and R. Ayyanar, "Advanced bus-clamping 
PWM TechniquesBased on space vector approach," Power Electronics, IEEE 
Transactions on, vol. 21, pp. 974-984, 2006. 
[32]. Z. Zhi-pu, "Design and Realization of Space Vector PWM Based on SG," Journal of 
Drive and Control, vol. 7, pp. 29-32, 2005. 
[33]. F. Yu, X. Yan, and H. Yuwen, "A fast algorithm for SVPWM in three phase power 
factor correction application," in Power Electronics Specialists Conference, 2004. 
PESC 04. 2004 IEEE 35th Annual, 2004, pp. 976-979 Vol.2. 
[34]. S. Zeliang, T. Jian, G. Yuhua, and L. Jisan, "An Efficient SVPWM Algorithm With Low 
Computational Overhead for Three-Phase Inverters," Power Electronics, IEEE 
Transactions on, vol. 22, pp. 1797-1805, 2007. 
 
